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Abstract—Dataflow models of computation are widely used
for the specification, analysis, and optimization of Digital Signal
Processing (DSP) applications. In this talk, we present the
Parameterized and Interfaced Synchronous Dataflow (piSDF)
model that addresses the important challenge of managing
dynamics in DSP-oriented representations. In addition to cap-
turing application parallelism, which is an intrinsic feature of
dataflow models, piSDF enables the specification of hierarchical
and reconfigurable applications. The Synchronous Parameterized
and Interfaced Dataflow Embedded Runtime (SPIDER) is also
presented to support the execution of piSDF specifications on
heterogeneous Multiprocessor Systems-on-Chips (MPSoCs).
I. PARAMETERIZED AND INTERFACED SYNCHRONOUS
DATAFLOW (piSDF)
A dataflow Model of Computation (MoC) models an appli-
cation as a directed graph of computational entities, called ac-
tors, that exchange data packets, called data tokens, through a
network of First-In First-Out queues (FIFOs) [1]. Synchronous
Dataflow (SDF) [1] is the most commonly used dataflow MoC.
Production and consumption token rates are fixed scalars in
an SDF graph. A static analysis of an SDF graph ensures
consistency and schedulability properties that imply deadlock-
free execution and bounded FIFO memory needs.
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Fig. 1. Example of piSDF graph.
The piSDF MoC [2] is a generalization of the SDF MoC.
In addition to the actors and FIFOs of the SDF semantics, the
piSDF semantics contains a set of parameters and parameter
dependencies that can be used to reconfigure the production
and consumption token rates of actors. The piSDF semantics
also includes a hierarchy mechanism that enables the compo-
sition of graphs by using a piSDF sub-graph as a specification
of the internal behavior of an actor.
A piSDF specification of an image processing is presented in
Figure 1. The top-level graph of this application contains three
actors. The Filter actor is a hierarchical actor whose internal
behavior is specified with a sub-graph. Parameters size and
N influence the behavior of the application at compile time
and at runtime respectively.
II. SYNCHRONOUS PARAMETERIZED AND INTERFACED
DATAFLOW EMBEDDED RUNTIME (SPIDER)
The SPIDER runtime [3] is a Real-Time Operating Sys-
tem (RTOS) whose purpose is to map and schedule piSDF
graphs on heterogeneous Multiprocessor Systems-on-Chips
(MPSoCs). The SPIDER runtime exploits the parallelism and
the predictability of piSDF specifications to minimize the
latency of applications.
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Fig. 2. Operating principle of the SPIDER runtime.
Figure 2 illustrates the operating principle of the SPIDER
runtime. The purpose of the Master core is to make mapping
and scheduling choices and send jobs to all processing ele-
ments, including itself, through FIFOs. On job completion, a
core can send new parameter values and monitoring informa-
tion back to the master core through the Params and Timings
FIFOs respectively. A pool of data FIFOs can be accessed by
Master and Slave cores to exchange data between jobs.
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